YC is wrong about LLMs for chip design



Login to add comment